Skip to content

Résumé

Rudra
Khakhar.

Data Systems & Cloud Infrastructure Engineer

San Luis Obispo, California

Summary

I’m a computer engineer who ships production AI, then stress-tests it until it breaks, so it doesn’t break when it matters. I’m the Data Systems & Cloud Infrastructure Engineer for Cal Poly’s Environmental Health & Safety and Risk Management departments, hired full-time after a year as their AI/ML intern. I’ve deployed LLM agents and NLP classification on Amazon Bedrock, built a document-intelligence app that tracks fire-inspection violations across campus buildings, and delivered risk analysis over a decade of claims data. I write the evaluations and safeguards that decide whether a model should ship, not just the model itself. I studied Computer Engineering at Cal Poly San Luis Obispo, and I’m heading toward forward-deployed and AI engineering roles, where evaluation, red-teaming, and safety are how I engineer rather than a separate job.

The roles, bullets, education, and skills below are the same record the PDF carries.

  1. Jul 2026 – present

    San Luis Obispo, CA

    Data Systems & Cloud Infrastructure Engineer

    Cal Poly EHS & Risk Management

    • Build and run the safety and risk tools a campus depends on: a student-facing safety assistant, inspection and fall-protection dashboards, and an enterprise risk platform, all in daily use at Cal Poly and extending to the Solano campus next and Cal Maritime after that.
    • Own the AWS stack behind them under the Amazon DxHub program: DynamoDB and RDS with pgvector, Bedrock LLM services with retrieval and evaluation gates, Comprehend classification, Lambda and API Gateway, IAM least-privilege roles, encrypted data at rest, and audit logging on every write.
    • Presented the risk platform to CSU EHS directors systemwide, and shipped the document-intelligence app that turns State Fire Marshal inspection PDFs into tracked violations across campus buildings, replacing hand tracking with a live compliance dashboard.
  2. Jul 2025 – Jun 2026

    San Luis Obispo, CA

    AI/ML Intern

    Cal Poly EHS

    • Architected a RAG pipeline on AWS Lambda and Bedrock with a Mitigation Strategy Engine that enforces ISO 31000 business logic over LLM output.
    • Deployed pgvector hybrid search on Amazon RDS and deterministic scoring that turns qualitative LLM output into ranked risk scores.
    • Owned the evaluation loop: labeled datasets, controlled experiments, precision/recall/F1 threshold tuning, drift monitoring.
  3. Jun 2025 – Jan 2026

    San Luis Obispo, CA

    Risk Management Intern

    Cal Poly Risk Management

    • Clustered a decade of incident and claims data to isolate loss drivers invisible to manual auditing.
    • Led the Cal Maritime merger exposure analysis: isolated $700K+ in open claims and forecast exposure for reserve planning.
    • Authored the department's model risk framework on NIST AI RMF and ISO/IEC 23894 with human-in-the-loop review gates.
  4. Jun 2024 – Sep 2024

    Remote

    AI Digital Transformation Intern

    Meera Services

    • Embedded as the forward-deployed engineer between the company and the stakeholders using its billing system, from requirements to post-launch support.
    • Re-architected the billing-event pipeline in Python with validation, retries, and idempotent jobs; PagerDuty alerting cut manual interventions 30%.

2022–2026

B.S. Computer Engineering

California Polytechnic State University, San Luis Obispo

AI, LLMs & agents
LLM agents · RAG & retrieval tuning · Amazon Bedrock · Claude API · Model evaluation · Red teaming · Prompt engineering · NIST AI RMF
ML & data
Python · PyTorch · Scikit-Learn · pgvector · Anomaly detection · Computer vision (YOLO) · pandas · SQL
Cloud & backend
AWS Lambda · DynamoDB · RDS · Comprehend · Vercel · Supabase · Neon Postgres · Node.js · Docker
Frontend
TypeScript · React · Astro · Tailwind CSS · Three.js / WebGL · GSAP · Accessibility (WCAG 2.2)
Embedded & hardware
C / C++ · LoRaWAN mesh · NMEA & CAN telemetry · IMU sensor fusion · Edge AI (Jetson) · Analog circuit design